# NOV 0 3 2005

# CERTIFICATE OF TRANSMISSION BY FACSIMILE (37CFR1.8)

## PLEASE DELIVER TO LEGAL INSTRUMENTS EXAMINER SHERRY DAVIS

Docket No.	BUR920030118US1 (IB)	<u>U-10-5799)</u>			
Applicant(s)	: Gill et al	·			
Serial No.	Filing Date	Examiner	Group Art Unit		
10/708,023	February 3, 2004	Kevin Quint	<u>2826</u>		
Invention:					
	E AND METHOD FOR LC CHNOLOGY	CAL RESISTOR ELEM	MENT IN INTEGRATED		
I hereby certify that this Response to Notice of Non-Compliant Amendment (37 CFR 1.121) is being transmitted via facsimile to the United States Patent and Trademark Office					
Fax. No. <u>571</u>	<u>-273-8300</u> on <u>NC</u>	OVEMBER 3, 2005 (Date)	(No. of pages)		
TO:	Legal Instruments Examin	ner Sherry Davis			
amendment si with the subjection It is not authorized to	ned is a Response to Notice heets being filed in response ect application. of believed that any fees are charge payment of fees asset to Deposit Account No. 09	e to the notice issued on required. However, the ociated with this commu			
FROM:	Patrick J. Daugherty CUSTOMER NO. 26679		•		
		Car	ole Giacomazzo		

(Typed or Printed Name of Person Signing Certificate)

BUR920030118U\$1 (IBU-10-5799)

# RECEIVED CENTRAL FAX CENTER

NOV 0 3 2005

PATENT

### IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re ap Gill et a	plication of: al	)	Examiner: Kevin Quinto
Serial N	No. 10/708,023	)	Art Unit: 2826
Filed: 1	February 3, 2004	)	Confirmation No. 2022
For:	STRUCTURE AND METHOD FOR	Ś	
	LOCAL RESISTOR ELEMENT IN	)	
	INTEGRATED CIRCUIT	)	
	TECHNOLOGY	)	•

Attorney Docket No.: BUR920030118US1 (IBU-10-5799)

### RESPONSE TO NOTICE OF NON-COMPLIANT AMENDMENT (37 CFR 1.121)

Commissioner for Patents P. O. Box 1450 Alexandria, VA 22313-1450

Attention: Sherry Davis

Legal Instruments Examiner (LIE)

Dear Sir:

Responsive to the Notice of Non-Compliant Amendment issued October 26, 2005, applicants are re-submitting the claim amendments section to replace the version which accompanied the amendment of October 21, 2005, together with an explanation of the amendments made to claims 4 and 7.

#### AMENDMENTS TO THE CLAIMS

- 1. (Canceled)
- .2. (Canceled)
- 3. (Currently amended) A method of forming a static random access memory device contact stud with an integral resistor, said method comprising the steps of:
- a. providing a substrate having at least one contact area;
- b. forming an insulating layer over said substrate, said insulating layer overlying and in contact with the contact area;
- c. forming a contact hole in said insulating layer to expose the contact area;
- d. providing a first conductive material into the contact hole to form a contact stud having an upper surface and a lower surface, the lower surface in circuit connection with the contact area; and
- e. forming the integral resistor by disposing a <u>thin</u> resistive <u>material film</u> layer within the contact hole on at least one of the contact stud upper surface and the contact stud lower surface;

wherein said integral resistor is in a circuit series connection with said contact stud between the contact area and an electrical node of said static random access memory device, the <u>thin</u> resistive <u>film material-layer</u> located in a cross coupling between an M1 metal cross coupling node and a polysilicon gate node at either a contact-to-MI interface or a contact-to-polysilicon gate interface;

further comprising the step of limiting a width of the thin resistive film material layer to a width of the contact hole.

- 4. (Currently amended) A method of forming a bipolar transistor contact stud with an integral resistor, said method comprising the steps of:
- providing a substrate having at least one contact area;
- b. forming an insulating layer over said substrate, said insulating layer overlying and in contact with the contact area;
- c. forming a contact hole in said insulating layer to expose the contact area;
- d. providing a first conductive material into the contact hole to form a contact stud having an upper surface and a lower surface, the lower surface in circuit connection with the contact area; and
- e. forming the integral resistor by disposing a resistive material layer within the contact hole on at least one of the contact stud upper surface and the contact stud lower surface;

wherein said integral resistor is in a circuit series connection with said contact stud between the contact area and an electrical node of said bipolar transistor, the integral resistor has a resistance value of between about one Ohm and about ten Ohms, and the integral resistor is in circuit series connection with said contact stud with a base, emitter or collector of the bipolar transistor.

- 5. (Original) The method of claim 4, wherein the bipolar transistor is a siliconon-insulator lateral diode, and the integral resistor and contact stud form a local resistor element in at least one of an anode, a cathode or a gate.
- 6. (Original) The method of claim 4, further comprising the step of placing a gate structure in parallel circuit connections to the local resistor element.
- 7. (Currently amended) A method of forming an integral resistor and contact stud within a contact hole within a semiconductor transistor drain structure, said method comprising the steps of:
- a. providing a substrate having at least one contact area;
- b. forming an insulating layer over said substrate, said insulating layer overlying and in contact with the contact area;
- c, forming a contact hole in said insulating layer to expose the contact area;
- d. providing a first conductive material into the contact hole to form a contact stud having an upper surface and a lower surface, the lower surface in circuit connection with the contact area;
- e. forming the integral resistor by disposing a resistive material layer within the contact hole on at least one of the contact stud upper surface and the contact stud lower surface;
- f. placing the integral resistor and contact stud in a circuit series connection with a gate, the resistor having a resistance value of between about one Ohm and about ten Ohms, wherein the drain has a composite resistance not equal to a source composite

resistance and said integral resistor is in a circuit series connection with said contact stud between the contact area and an electrical node of said semiconductor[[:]].

8. (Original) The method of claim 7 wherein the device is a MOSFET and the integral resistor and contact stud form a first local resistor, further comprising the steps of:

forming a second integral resistor and contact stud within a contact hole within a gate, the second integral resistor having a resistance greater than about 10 Ohms;

placing the second integral resistor and second contact stud in a circuit series connection with the first local resistor.

- 9. (Original) The method of claim 8, further comprising the step of coupling the gate to ground through the second integral resistor.
- 10. (Previously presented) The method of claim 7, wherein the device is a MOSFET, further comprising the step of modulating current flow through the MOSFET by selective placement of a plurality of integral resistor and contact stud structures throughout the drain.
- 11. (Original) The method of claim 10 wherein the step of modulating current flow comprises the step of forming a plurality of contacts on a drain side of the MOSFET;

wherein the step of forming the integral resistor and contact stud comprises forming an integral resistor and a contact stud structure within each of a group of the plurality of contacts in an interdigitated pattern, the pattern comprising an alternating distribution of contacts and integral resistor and contact stud structures.

- 12. (Previously presented) A method of forming a SiGe transistor contact stud with an integral resistor, said method comprising the steps of:
- a. providing a substrate having at least one contact area;
- b. forming an insulating layer over said substrate, said insulating layer overlying and in contact with the contact area;
- forming a contact hole in a base region or above an emitter in said insulating layer
   to expose the contact area;
- d. providing a first conductive material into the contact hole to form a contact stud having an upper surface and a lower surface, the lower surface in circuit connection with the contact area; and
- e. forming the integral resistor by disposing a resistive material layer within the contact hole on at least one of the contact stud upper surface and the contact stud lower surface;

wherein said integral resistor is in a circuit series connection with said contact stud between the contact area and an electrical node of said SiGe transistor, and

modulating current flow through the transistor by selective placement of a plurality of the integral resistor and contact stud structures throughout the base region or